Samsung Electronics

SoC Architect – Coherent Interconnect

Samsung Electronics

full-time

Posted on:

Location Type: Hybrid

Location: San JoseCaliforniaTexasUnited States

Visit company website

Explore more

AI Apply
Apply

Salary

💰 $180,200 - $297,200 per year

Job Level

Tech Stack

About the role

  • Lead the design and development of coherent interconnect architectures for next-generation System-on-Chip (SoC) products
  • Define and implement innovative, high-performance, and low-power interconnect solutions
  • Provide technical leadership and expertise in the design and development of coherent interconnect architectures
  • Collaborate with cross-functional teams to define and optimize SoC architectures
  • Lead the development of interconnect IP blocks, including specification, design, verification, and validation
  • Analyze and optimize interconnect performance, power consumption, and area efficiency using simulation tools, modeling, and benchmarking
  • Contribute to the development of technical roadmaps for coherent interconnect architectures
  • Mentor junior engineers and share knowledge and expertise with the team

Requirements

  • 15+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field
  • 13+ years of experience with a Master’s degree
  • 11+ years of experience with a PhD
  • Extensive background in designing and developing SoC architectures, specializing in coherent interconnect design and related technologies
  • Proficiency NoC architectures and protocols, including AXI, ACE, CHI, and other industry-standard interfaces
  • Expertise in cache coherence protocols (e.g., MESI, MOESI, etc.)
  • Skilled in designing interconnect IP to enable efficient data transfer and communication within SoCs
  • Experience with high-speed interface protocols such as PCIe, USB, and other standardized interfaces
  • Strong understanding of system-level design principles and optimization techniques
  • Proficiency in programming languages such as C, C++, Python, and Verilog/VHDL
  • Proven experience in technical leadership, collaboration, and communication with cross-functional teams
Benefits
  • medical
  • dental
  • vision
  • life insurance
  • 401(k)
  • free onsite lunch
  • employee purchase program
  • tuition assistance (after 6 months)
  • paid time off
  • student loan program
  • wellness incentives
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
System-on-Chip (SoC) designinterconnect architecturesNoC architecturesAXIACECHIcache coherence protocolsMESIMOESIprogramming languages
Soft Skills
technical leadershipcollaborationcommunicationmentoringteamwork