Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration
Recommend new tools and practices for continuous improvement in the group’s ASIC / FPGA design flow
Contribute to engineering estimates for new program pursuits
Provide technical leadership for project design teams by breaking down work, planning activities, and reporting status

Requirements

Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM)
Minimum 5 years prior relevant experience or an Advanced Degree in a related field and minimum 3 years of experience or in absence of a degree, 9 years of relevant experience
Must have or be capable of obtaining a US Department of Defense (DoD) security clearance
RTL coding and simulation in Verilog or VHDL
Digital circuit architecture, design, resource tradeoffs, timing analysis, and timing closure
Testbench development for the verification of RTL blocks using SystemVerilog
Proficiency using ASIC and/or FPGA simulation and synthesis tools (e.g., ModelSim, Synplify, Quartus, Vivado, or other FPGA-specific tools)
Familiarity with revision control concepts and tools (e.g., Git, Subversion)
Ability to work with minimal supervision, collaborate with engineers of varied skills and backgrounds, and support projects with aggressive schedules and frequent milestones
Strong oral and written communication skills with the ability to document and present work and status
Familiarity with best-practice chip-level verification techniques and languages (e.g., constrained random, functional coverage, SystemVerilog)
ASIC / FPGA lab validation using advanced laboratory equipment
Design for Test (DFT) and manufacturability experience
Experience with Unix, scripting, C/C++, and/or Perl

Benefits

📊 Check your resume score for this job Improve your chances of getting an interview by checking your resume score before you apply. Check Resume Score

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools

RTL codingVerilogVHDLdigital circuit architecturetiming analysistestbench developmentSystemVerilogASIC simulation toolsFPGA simulation toolsC/C++

Soft Skills

technical leadershipcollaborationcommunicationplanningreportingability to work with minimal supervisionsupporting projects with aggressive schedulesdocumenting workpresenting workworking with varied skills and backgrounds

Certifications

US Department of Defense (DoD) security clearance