Nokia

Staff ASIC Layout Engineer

Nokia

full-time

Posted on:

Location Type: Remote

Location: California • United States

Visit company website

Explore more

✨ AI Apply
Apply

Salary

💰 $139,283 - $258,669 per year

Job Level

Lead

About the role

  • Work closely with circuit designers to optimize the floor plan;
  • Perform daily layout editing, DRC/LVS tasks to ensure the quality of the layout;
  • Employ efficient design methodologies to reduce the number of iterations and promptly deliver the product.

Requirements

  • Extremely familiar with layout editing tools, such as Virtuoso and Laker;
  • Highly proficient with DRC/LVS/ERC related tools and flows, such as Calibre, PVS (or IC Validator);
  • Decent understanding in the issues of electro-migration and IR drop, RC delay, self-heating, capacitive cross-talk, etc.;
  • Decent understanding in analog layout requirements, such as matching and shielding;
  • Has extensive experience in the layout of low-power, high-resolution circuits, such as SD-ADC, SAR-ADC, bandgap, and regulators.
  • Knowledge in automatic P&R or chip-level floor planning/integration.
  • Decent Understanding of analog design methodologies, including the use of layout constraints;
  • Knowledge in performing RC extraction and EM/IR analysis;
  • Excellent communication skills and team spirit to work with members across multiple sites and functionalities;
  • Experience in designing layouts for high-resolution, high-performance analog / mixed-signal circuits.
  • BS degree or Associated degree.
  • Have more than 10 years’ experience in analog/mixed signal layout design.
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
layout editingDRCLVSERCRC extractionEM analysisIR analysisanalog layout designdesign methodologieslow-power circuit design
Soft Skills
communication skillsteam spirit
Certifications
BS degreeAssociate degree