Digital Verification Engineer
Kandou
full-time
Posted on:
Location Type: Hybrid
Location: Hyderabad • India
Visit company websiteExplore more
About the role
- Develop design verification methodologies and implement standard debug flows
- Work with designers in verification and validation of circuit designs
- Participate in design reviews
- Prepare design verification plan based on design specifications
- Plan and schedule assigned projects for timely completion
- Utilize the latest techniques, tools, and technologies for design verification activities
- Maintain design verification environment and track & close design bugs
Requirements
- 5+ years’ experience in the semiconductor industry
- Proven track record in verifying complex designs (preferably in high volume applications) - FPGA or ASIC
- Skilled in trade-offs between quality and schedule
- Experience in constrained random test bench development
- Familiarity with SerDes and high-level protocols (e.g., PCle, USB, DP) would be advantageous
- Extensive digital verification background with some UVM experience
- Bachelor of Engineering in Electronics and Electrical Engineer (equivalent or higher)
Applicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills & Tools
design verification methodologiesdebug flowsverification and validationdesign verification planconstrained random test bench developmentdigital verificationUVMFPGAASICSerDes
Soft Skills
project planningschedulingquality trade-offs
Certifications
Bachelor of Engineering in ElectronicsBachelor of Engineering in Electrical Engineering