Eightfold

SoC Architect

Eightfold

full-time

Posted on:

Location Type: Office

Location: RichardsonCaliforniaTexasUnited States

Visit company website

Explore more

AI Apply
Apply

Salary

💰 $164,000 - $358,000 per year

Job Level

About the role

  • Define and own SoC-level architecture for next-generation HBM products, including partitioning, interfaces, clocking, reset strategy, power architecture, and performance targets.
  • Drive architecture tradeoff studies balancing performance, power, area, schedule, and risk across multiple product generations.
  • Collaborate closely with RTL design, verification, firmware, and systems teams to ensure architectural intent is correctly implemented and validated.
  • Serve as the technical authority for SoC-level decisions, resolving cross-team issues and guiding design convergence.
  • Define and review micro-architecture specifications for major SoC blocks and subsystems.
  • Enable pre-silicon validation strategies, including simulation, emulation, and early firmware bring-up, to reduce downstream risk.
  • Partner with platform, system, and product teams to ensure SoC architecture aligns with customer and ecosystem requirements.
  • Proactively identify architectural risks and drive mitigation plans early in the design cycle.
  • Mentor senior and junior engineers, raising the overall technical bar of the organization.

Requirements

  • Strong background in SoC architecture and design for complex, multi-block systems.
  • Deep understanding of RTL-to-silicon flows, including design, verification, and debug.
  • Experience working across design, verification, firmware, and system validation teams.
  • Solid knowledge of high-speed interfaces, clocking, reset, power management, and performance analysis.
  • Experience working with IP providers and seamlessly integrating complex IP from third parties into the SoC.
  • Familiarity with hardware emulation and pre-silicon validation methodologies (e.g., Palladium, Veloce, Zebu) as architectural enablers.
  • Knowledge of DRAM operation, preferably within the HBM product family.
  • Proven ability to mentor and develop junior engineers.
Benefits
  • Health insurance
  • 401(k) matching
  • Paid family leave
  • Robust paid time-off program
  • Paid holidays
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
SoC architectureRTL designverificationfirmwaremicro-architecture specificationshigh-speed interfacespower managementperformance analysishardware emulationpre-silicon validation
Soft Skills
mentoringtechnical authoritycollaborationproblem-solvingrisk management