Cisco

ASIC DFT Engineering Lead

Cisco

full-time

Posted on:

Location Type: Hybrid

Location: BangaloreIndia

Visit company website

Explore more

AI Apply
Apply

Job Level

Tech Stack

About the role

  • Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
  • Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
  • Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
  • Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Requirements

  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with at least 10 years of experience.
  • Knowledge of the latest innovative trends in DFT, test and silicon engineering.
  • Experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
  • Experience working with Gate level simulation, debugging with VCS and other simulators.
  • Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
  • Strong verbal communication skills and ability to thrive in a multifaceted environment
  • Scripting skills: Tcl, Python/Perl.
Benefits
  • Professional development opportunities
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
Hardware Design-for-Test (DFT)DFT IP developmentJtag protocolsScan architecturesBIST architecturesATPGGate level simulationDebuggingScripting (Tcl, Python, Perl)Post-silicon validation
Soft Skills
Strong verbal communicationAbility to thrive in multifaceted environmentSolution craftingDebugging with minimal mentorship
Certifications
Bachelor's Degree in Electrical EngineeringMaster’s Degree in Electrical Engineering