Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
TYLsemi

Analog Design Engineer

TYLsemi

Analog Design Engineer developing voltage regulators and mixed-signal power-delivery circuits. Building chiplet infrastructure IP enabling AI/HPC systems at scale.

Posted 8/10/2026full-timeRemote • 🇮🇳 IndiaSeniorLeadWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates extensive expertise in analog and mixed-signal IC design, particularly in high-efficiency power management and voltage regulator topologies. Proficient in collaborating with cross-functional teams to optimize designs and improve methodologies for successful silicon bring-up.

Highest-signal resume keywords
Analog/Mixed-Signal IC DesignHigh-Current Power ManagementVoltage Regulator TopologiesCadence VirtuosoSilicon Bring-Up

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Voltage Regulator DesignPower Management IC (PMIC)DC-DC ConvertersInductor ModelingTransient Response OptimizationSwitching RegulatorsLDO DesignControl LoopsThermal Co-Optimization3DIC Package Integration
Soft Skills
Team PlayerExcellent Communication Skills
Tools & Technologies
Cadence VirtuosoSpectreClarity/EMXMATLABSimulink
Industry Keywords
Mixed-Signal SubsystemsPower Delivery Networks2.5D Packaging FlowsDesign ReviewsPVT Validation

Tech Stack

Tools & technologies
Switching

About the role

Key responsibilities & impact
  • Design voltage regulators, including high-efficiency power stages, error amplifiers, current sensing, adaptive load-line circuits, fast transient compensation, protection, and telemetry
  • Model mixed-signal subsystems, including regulator control loops, power delivery networks, and DVFS subsystems, to guide architecture and design trade-offs
  • Lead collaboration with SIPI/PI and packaging teams to co-optimize voltage regulators and power delivery
  • Validate analog blocks across PVT, mismatch, and post-layout effects
  • Conduct clear design reviews covering requirements, trade-offs, and risks
  • Support silicon bring-up through correlation, structured debug, and decisive fixes
  • Coordinate with layout, verification, test, and validation teams through clear interfaces and documentation
  • Develop reusable design collateral and improve methodologies to reduce cycle time and increase first-pass success

Requirements

What you’ll need
  • 8+ years of hands-on analog/mixed-signal IC design experience
  • Strong focus on high-current, high-efficiency power management, including PMIC, IVR, and DC-DC converters
  • Deep expertise in voltage regulator topologies and control loops delivering large current at high switching frequencies
  • Hands-on experience with magnetics integration for high-density IVR, including inductor modeling, coupling effects, EMI/thermal co-optimization, and 3DIC package integration
  • Proficiency with Cadence Virtuoso, Spectre, Clarity/EMX, and MATLAB/Simulink
  • Experience with 2.5D packaging flows and co-design with SIPI/PDN teams
  • BS, MS, or PhD in Electrical Engineering with an analog and mixed-signal focus
  • Experience designing switching regulators including Buck, Boost, Buck-Boost, LDO, and other PMIC building blocks
  • Strong background in LDOs, bandgap references, voltage/current references, protection circuits, start-up circuits, transient response optimization, and related analog power-management functions
  • Familiarity with advanced packaging flow and thermal/PI co-optimization
  • Team player with excellent communication skills

Benefits

Comp & perks
  • Remote-friendly work arrangement
  • Opportunity to work with a global team
  • Work on consequential AI/HPC silicon infrastructure
  • Ownership of roadmap and technical direction
  • Paying customers, committed capital, and strategic investors