As a Sr. Product Dvl Engineer you will focus on the electrical design, simulation, and verification-validation testing of high speed products in the connector and/or cable assembly, radio system industry
You will be expected to independently work on projects in the areas of signal integrity for product and system design including modeling, simulation, testing and circuit board layout
You will work collaboratively within a broader cross functional team of mechanical, manufacturing, & operations to execute leading edge products designs
You will be the subject matter expert for the signal integrity performance of a product/platform beginning with the initial analysis through prototype fabrication & evaluation, and production verification testing
You will tackle challenging design problems and utilize simulation tools to guide complex designs toward success
Requirements
Bachelor’s degree in Electrical Engineering or equivalent work experience
5+ years of relevant work experience in electrical design, RF design, or PCB design
Proficient with signal integrity analysis tools (Agilent ADS, Ansys HFSS, CST, or equivalent tools)
A solid understanding of electromagnetic theory and electrical circuit behavior
Strong analytical capabilities to interpret simulation and lab data to identify issues and provide solutions to fix identified problems
Familiarity with printed circuit board design, fabrication and assembly
Fluent in English (both verbal and written) to facilitate global communication both internally and with external customers
Ability to work in a global environment – able to accommodate varying time zones and capable of collaborating with individuals across geographies
Individual must be highly motivated, a quick learner, and able to work independently
Benefits
A comprehensive benefits package including health insurance
401(k)
disability
life insurance
employee stock purchase plan
paid time off
voluntary benefits
Applicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.