Retym, Inc

Backend Lead

Retym, Inc

full-time

Posted on:

Origin:  • 🇮🇱 Israel

Visit company website
✨ AI Apply
Manual Apply

Job Level

Senior

Tech Stack

Assembly

About the role

  • Drive and own the backend development flow from RTL to GDSII
  • Ramp up the complete RTL-to-GDSII flow and deliver production-ready designs
  • Build and manage a local backend design team
  • Collaborate with external vendors to scale resources as needed
  • Work closely with company various sites
  • Establish and execute project plans and schedules
  • Manage successful tape-outs and closing processes
  • Ensure design quality through STA, IR-drop analysis, and verification
  • Integrate complex IP and SoC assembly, including DFT and floorplanning

Requirements

  • 10+ years of hands-on experience in backend (physical) design
  • Proven expertise across the full RTL2GDSII flow
  • Cutting edge technology experience, 5nm and below
  • Logic synthesis and formal equivalence checking
  • Constraint definition and timing constraints writing
  • Complex IP integration and SoC assembly
  • DFT integration and methodology
  • Floor planning and power-ground mesh planning
  • Place and Route (P&R)
  • Low power design techniques (definition, implementation, and verification)
  • Static Timing Analysis (STA)
  • IR-drop analysis and power integrity
  • Tape-out processes and closing
  • Project scheduling and execution tracking
  • BS/MS in Electrical or Computer Engineering from a leading institution
  • Strong team building and leadership skills (preferred)
  • Excellent communication and collaboration abilities (preferred)
  • Demonstrated ability to work with third-party vendors (preferred)
  • Experience with Synopsys and/or Cadence toolchains (preferred)
  • Deep understanding of low-power design methodologies (preferred)
  • Knowledge of clock mesh / multi-source CTS (preferred)
  • Experience in hierarchical design flows (preferred)
  • Familiarity with reading and interpreting RTL code (preferred)
  • Experience with memory compilers and automated block generators (preferred)