Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Intel Corporation

IP Design Verification Engineer

Intel Corporation

IP Verification Engineer at Intel developing UCIe Mixed-Signal IP for Server SoCs. Collaborating with design teams for specification review, verification plan, and coverage analysis.

Posted 6/23/2026full-timeSanta Clara • California, Oregon • 🇺🇸 United StatesMid-LevelSenior💰 $141,910 - $200,340 per yearWebsite

About the role

Key responsibilities & impact
  • Test bench development
  • directed/constrained random test generation in UVM
  • Closely working with design team to review specifications and architecture, define verification plan, coverage, and improve methodology
  • Run RTL and gate level functional verification, debug failures, and analyze coverage
  • Support mixed-signal verification using Verilog models of analog IP

Requirements

What you’ll need
  • Bachelor's degree in Electrical/Computer Engineering or Computer Science and 5+ years of experience -OR- Master's degree in Electrical/Computer Engineering or Computer Science and 3+ years of experience -OR- PhD in Electrical/Computer Engineering or Computer Science and 2+ years of experience
  • IP or SoC verification experience using System Verilog/UVM
  • Reading and interpreting technical specs and Register Transfer Level (RTL) code for debug
  • Implementation of verification environments that include use of constrained-random stimulus
  • Code/Functional Coverage analysis
  • Writing System Verilog Assertions (SVA)

Benefits

Comp & perks
  • competitive pay
  • stock bonuses
  • benefit programs which include health
  • retirement
  • vacation

ATS Keywords

✓ Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
test bench developmentdirected random test generationconstrained random test generationUVMRTL verificationgate level functional verificationdebuggingVerilogSystem VerilogSystem Verilog Assertions
Soft Skills
collaborationcommunicationanalytical skillsproblem-solving
Certifications
Bachelor's degree in Electrical EngineeringBachelor's degree in Computer EngineeringBachelor's degree in Computer ScienceMaster's degree in Electrical EngineeringMaster's degree in Computer EngineeringMaster's degree in Computer SciencePhD in Electrical EngineeringPhD in Computer EngineeringPhD in Computer Science