Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Intel Corporation

IP Logic Design Engineer

Intel Corporation

IP Logic Design Engineer developing and optimizing cutting-edge IP logic designs. Collaborating with a world-class team to shape the future of semiconductor technology at Intel.

Posted 6/23/2026full-timeFolsom • California • 🇺🇸 United StatesJunior💰 $105,650 - $172,860 per yearWebsite

About the role

Key responsibilities & impact
  • Develop logic design and register transfer level (RTL) coding for IP blocks using languages such as System Verilog and Verilog
  • Optimize logic designs to meet power, performance, area, and timing goals
  • Participate in defining architecture and microarchitecture features for IP blocks
  • Collaborate with cross-functional teams to review verification plans, ensuring comprehensive validation of design features
  • Identify and resolve failures in RTL tests, implementing corrective measures to ensure design correctness
  • Apply power-saving techniques such as clock gating and power gating to enhance energy efficiency
  • Support System-on-Chip (SoC) customers with the integration and verification of IP blocks, ensuring high-quality handoff and smooth execution
  • Use industry-standard tools and methodologies to ensure design integrity and compliance with quality assurance standards

Requirements

What you’ll need
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
  • 0 to 1 or more years of experience with a Bachelor's degree, or 0 years of experience with a Master's degree
  • Proficiency in RTL design and development using System Verilog and Verilog
  • Hands-on experience with clock design, clock gating, and clock domain crossing
  • Experience with UPF low-power coding and debugging techniques
  • Familiarity with problem-solving approaches for power, performance, area, and timing optimization
  • Master's degree in Electrical Engineering, Computer Engineering, or related field (preferred)
  • Understanding of microarchitecture design principles and strategies (preferred)
  • Strong technical collaboration skills to work effectively in a team environment (preferred)
  • Demonstrated ability to adapt to evolving technologies and industry trends (preferred)

Benefits

Comp & perks
  • Competitive pay
  • Stock bonuses
  • Health insurance
  • Retirement plans
  • Vacation

ATS Keywords

✓ Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
System VerilogVerilogRTL designlogic designpower optimizationperformance optimizationarea optimizationtiming optimizationUPF low-power codingclock gating
Soft Skills
technical collaborationproblem-solvingadaptability
Certifications
Bachelor's degree in Electrical EngineeringBachelor's degree in Computer EngineeringMaster's degree in Electrical EngineeringMaster's degree in Computer Engineering