Mixed Signal Design Verification Engineer

Intel Corporation

. Performs functional verification of mixed signal logic components .

Posted 4/22/2026full-timeHillsboro • California, Massachusetts, Oregon, Texas • 🇺🇸 United StatesMid-LevelSenior💰 $122,440 - $232,190 per yearWebsite

About the role

Key responsibilities & impact

Performs functional verification of mixed signal logic components
Develops IP verification plans, test benches, and the verification environment
Executes verification plans and defines and runs system simulation models
Replicates, root causes, and debugs issues in the presilicon environment
Finds and implements corrective measures to resolve failing tests
Collaborates with digital and analog architects, RTL developers, and physical design teams
Documents test plans and drives technical reviews of plans and proofs
Maintains and improves existing functional verification infrastructure and methodology

Requirements

What you’ll need

Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of experience - OR - Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 2+ years of experience
Experience in Digital logic experience
Experience in VHDL/Verilog/System Verilog
Experience in Testbench component development (preferably in OVM/UVM), and design debugging skills
7+ years of related experience (Preferred)
Analog debug skills (Preferred)

Benefits

Comp & perks

Competitive pay
Stock bonuses
Health
Retirement
Vacation

ATS Keywords

✓ Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools

functional verificationmixed signal logic componentsIP verification planstest benchessystem simulation modelsdebuggingVHDLVerilogSystem VerilogTestbench component development

Soft Skills

collaborationdocumentationtechnical reviews