Neuromorphic Front-End Lead

Intel Corporation

Intel silicon lead turning neuromorphic and AI accelerator architectures into manufacturable chiplets. Leading RTL design, verification, integration, and post-silicon validation.

Posted 9/3/2026full-timeHillsboro • Arizona, California, Oregon, Texas • 🇺🇸 United StatesSenior💰 $220,920 - $311,890 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in hardware design and verification, with a strong focus on processors, accelerators, and custom ASICs. Proven ability to lead teams in silicon design, mentor engineers, and integrate advanced technologies for optimal performance.

Highest-signal resume keywords

RTL Design (Verilog/SystemVerilog)Silicon Design LeadershipCustom ASIC DevelopmentPost-Silicon ValidationHardware Acceleration

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Processor DesignAccelerator DesignSoC DesignCustom ASIC DesignSynthesisTiming ClosureCDC/RDCFormal VerificationDFVLow-Power Design (UPF)

Soft Skills

MentoringCollaborationLeadership

Tools & Technologies

FPGA PrototypingEmulationAdvanced PackagingHeterogeneous IntegrationChipletsUCIe2.5D/3D Integration

Certifications & Qualifications

MS in Electrical/Computer EngineeringPhD in Hardware Acceleration (Preferred)

Industry Keywords

MicroarchitectureCustom CircuitsI/O InterfacesPost-Silicon Bring-UpRoot of TrustSecure Boot

About the role

Key responsibilities & impact

Engage with architects and AI researchers to identify hardware innovations and optimizations and translate them into implementable microarchitectures
Lead design implementation and verification through post-silicon validation
Partner with physical/custom design engineers and prototype blocks through place-and-route before hand-off
Co-design critical custom circuits, such as memories, to achieve the best KPIs
Evaluate, select, and integrate internal and external IP, including I/O interfaces
Work with software and systems teams to enable development before tape-out and ensure smooth post-silicon bring-up
Mentor engineers and strengthen design and verification practices as the program scales
Turn emerging neuromorphic and AI accelerator concepts into robust, manufacturable silicon

Requirements

What you’ll need

MS in Electrical/Computer Engineering, Computer Science, or a related field
10+ years of hands-on design experience in processors, accelerators, SoCs, or custom ASICs
5+ years of experience with RTL design (Verilog/SystemVerilog) and modern ASIC flows (synthesis, timing closure, CDC/RDC, formal, DFV)
3+ years leading silicon design and/or verification teams
Extended Background Investigation, including extended education, SEC sanctions, and additional criminal and civil checks
PhD with a research background in hardware acceleration, especially AI (preferred)
Experience with advanced packaging and heterogeneous integration technologies, such as chiplets, UCIe, and 2.5D/3D (preferred)
Experience with asynchronous design methods and custom memory/circuit co-design (preferred)
Experience with pre-silicon enablement via emulation or FPGA prototyping (preferred)
Experience with low-power (UPF) methods and security features such as Root of Trust and secure boot (preferred)
History of technical ownership on multiple product tape-outs (preferred)

Benefits

Comp & perks

Competitive pay
Stock bonuses
Health benefits
Retirement benefits
Vacation
Hybrid work model allowing employees to split time between working on-site and off-site