FuriosaAI

High Speed Interface, IO Design Engineer

FuriosaAI

full-time

Posted on:

Location Type: Hybrid

Location: Seoul • 🇰🇷 South Korea

Visit company website
AI Apply
Apply

Job Level

Mid-LevelSenior

About the role

  • Integrate and verify HSI IP blocks in SoC, and support physical implementation
  • Configure HSI IP blocks to be integrated into SoC to achieve maximum performance
  • Performance analysis in chip top level (bus, memory bandwidth) simulation and FPGA prototyping
  • Test, Debugging & Troubleshooting of Silicon collaborating with HSI IP vendors

Requirements

  • 5+ years of industry experience in chip design, specializing in HSI(High-Speed Interface) technology
  • Experience in RTL design and logic synthesis, verification, timing closure

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard skills
HSI technologyRTL designlogic synthesisverificationtiming closureperformance analysisdebuggingtroubleshootingFPGA prototypingSoC integration