
DFT Engineer – Verification
Delos Data
full-time
Posted on:
Location Type: Remote
Location: United States
Visit company websiteExplore more
Salary
💰 $160,000 - $220,000 per year
Tech Stack
About the role
- Develop, implement, and maintain RTL verification environments using UVM or equivalent methodologies
- Create and execute coverage-driven verification plans aligned with design specifications
- Use EDA DFT tools (e.g., TestMax, Tessent) to create and run recommended pre-silicon test cases for MBIST and scan fabric inserted by those tools
- Develop directed test cases for other (non-vendor-supplied) DFT logic to validate functionality and identify corner cases
- Assist in verifying ATPG patterns, especially at SOC level, along with manufacturing reset sequences
- Analyze simulation results, debug complex verification and design issues, and perform root-cause analysis in collaboration with DFT design engineers
- Implement and track functional and code coverage, driving verification to closure
- Develop reusable verification components and write SystemVerilog Assertions (SVA)
- Participate in design and verification reviews, providing input on design testability, correctness, and optimization
- Automate regression testing and enhance verification infrastructure using Python and scripting
- Contribute to continuous improvement of verification processes, tools, and methodologies
- Along with the DFT designers, help support post-silicon test bring-up debug
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field
- 5+ years of experience in digital design verification, with at least 2 in DFT verification specifically
- Strong hands-on experience with UVM-based or similar verification methodologies
- Proficiency in SystemVerilog
- Experience in scripting (preferably Python) and automation
- Experience with industry-standard EDA tools (e.g., Synopsys VCS, Siemens/Mentor Questa, Cadence Xcelium)
- Experience with industry-standard EDA DFT tools (e.g., Synopsys TestMax + Yield Accelerator, Siemens Tessent)
- Solid understanding of digital design fundamentals
- Experience with verification of test sequences for high-speed PHY logic including PCIe and Ethernet (10G/40G/100G)
- Strong analytical and problem-solving skills
- Clear written and verbal communication skills for cross-functional collaboration
- High attention to detail and ability to deliver reliable, high-quality verification outcomes
- Ability to work independently and manage tasks to completion.
Benefits
- Meaningful equity
- Benefits
- 401(k)
Applicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills & Tools
RTL verificationUVMcoverage-driven verificationEDA DFT toolsTestMaxTessentSystemVerilogPythonscriptingdigital design verification
Soft Skills
analytical skillsproblem-solving skillswritten communicationverbal communicationattention to detailindependencetask management