d-Matrix

Principal Systems Hardware Engineer

d-Matrix

full-time

Posted on:

Location Type: Hybrid

Location: Santa ClaraCaliforniaUnited States

Visit company website

Explore more

AI Apply
Apply

Salary

💰 $150,000 - $300,000 per year

Job Level

Tech Stack

About the role

  • Lead the end-to-end hardware development lifecycle for complex, high-performance AI accelerator PCIe cards and chassis platforms.
  • Own schematic capture, component selection, and rigorous BOM management for multi-rail, high-power designs.
  • Architect and oversee the layout of ultra-high-speed interfaces, including PCIe Gen5/6, CXL, and custom chiplet-to-chiplet interconnects.
  • Design robust power delivery networks capable of handling high-current transients and low-voltage rails characteristic of advanced AI silicon.
  • Partner closely with Silicon, Signal Integrity (SI/PI), Thermal, and Mechanical teams to ensure seamless integration and performance.
  • Drive Design for Excellence (DFM, DFT, DFA) to ensure high-yield production and long-term reliability in data center environments.
  • Act as a technical lead, guiding junior engineers and setting the standard for hardware design best practices across the company.

Requirements

  • BS/MS in Electrical Engineering or related field.
  • 10+ years of experience in high-complexity hardware design, specifically within the semiconductor, server, or networking industries.
  • Mastery of Cadence Allegro/Orcad or similar high-end EDA tools.
  • Deep understanding of SI/PI fundamentals, including jitter, crosstalk, and impedance control for 32Gbps+ signals.
  • Proficiency with high-speed oscilloscopes, BERTs, and VNA/TDR for hardware bring-up and validation.
  • Ability to distill complex technical trade-offs into actionable decisions for executive leadership.
Benefits
  • Medical/Dental/Vision/401k
  • Inclusive rewards plan empowering employees to care for their whole selves.
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
hardware development lifecycleschematic captureBOM managementhigh-speed interfacesPCIe Gen5PCIe Gen6CXLpower delivery networksDesign for Excellencehigh-complexity hardware design
Soft Skills
technical leadguiding junior engineerssetting standardsactionable decision-making
Certifications
BS in Electrical EngineeringMS in Electrical Engineering