Principal ASIC Engineer, Reliability, Hardware Validation

Cisco

Principal ASIC Engineer leading reliability and hardware design validation for Cisco’s semiconductor products. Driving innovation in high-speed hardware design and validation in hybrid work environment.

Posted 7/24/2026full-timeSan Jose • California • 🇺🇸 United StatesLead💰 $231,400 - $331,800 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in semiconductor reliability testing and high-speed hardware design, with a strong focus on developing and executing qualification plans for high-power solutions. Proficient in managing cross-functional teams and ensuring compliance with industry standards while driving failure analysis and technical documentation.

Highest-signal resume keywords

Semiconductor Reliability TestingHigh-Speed Hardware DesignHTOL/Burn-In TestingData Analysis/DebugSignal Integrity

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Electrical EngineeringHigh-Power SolutionsFailure AnalysisSchematic GenerationData AnalysisReliability TestingHTOL Set-UpFMEA ProcessesRisk AssessmentReliability Lifetime Modeling

Tools & Technologies

Cadence AllegroHigh-Speed Measurement EquipmentJMPReliasoftMinitabPythonPerlTCLVerilog

Industry Keywords

JEDEC StandardsAEC StandardsTelcordia Standards2nm/3nm TechnologyMulti-Chip-ModulesCoWoSSoICEMIBPCIe Gen5/6800G Ethernet

Tech Stack

Tools & technologies

Node.jsPerlPython

About the role

Key responsibilities & impact

Lead the reliability and hardware design validation for next-generation semiconductor and networking products
Bridge the gap between advanced semiconductor reliability testing and high-speed hardware board design
Define and execute comprehensive product/process qualification plans for high-power solutions (wafer/package level)
Drive robust, error-free HTOL, Burn-In, and stress testing (HAST, TC, HTS, ESD, LU, SER)
Manage reliability suppliers and subcontractors to ensure adherence to qualification schedules
Lead hardware design, schematic generation, and design validation for service provider routing products
Manage board bring-up and debug processes
Drive failure analysis activities and generate detailed qualification reports
Partner with eCAD, FPGA, Power, Mechanical, Signal Integrity, and Manufacturing teams
Provide technical documentation and support for customer quality and reliability requirements

Requirements

What you’ll need

Master’s degree in electrical engineering, Computer Engineering, or a related field
10+ years of professional experience in semiconductor reliability and/or high-speed hardware design
Proven experience in developing high-power HTOL/Burn-In testing for advanced node products
Deep knowledge of JEDEC, AEC, and Telcordia standards
Hands-on experience with high-speed network interfaces, board design
Familiarity with tools such as Cadence Allegro
Experience with high-speed measurement equipment and automated test development
Ability to interpret sophisticated schematics and layouts
Proficiency in data analysis/debug and HTOL set-up
PhD in Electrical or Computer Engineering (preferred)
Experience with 2nm/3nm Hyperscaler Multi-Chip-Modules and advanced packaging (CoWoS, SoIC, EMIB) (preferred)
Deep expertise in >100Gbps system design, signal integrity, and power distribution (preferred)
Knowledge of SerDes architecture (NRZ/PAM4 at 56G/112G/224G+) (preferred)
PCIe Gen5/6, and 800G Ethernet (preferred)
Proficiency in Python, Perl, TCL, or Verilog for scripting and automation (preferred)
Experience with JMP, Reliasoft, or Minitab for reliability statistical analysis (preferred)
Understanding of FMEA processes, risk assessment, and reliability lifetime modeling (preferred)

Benefits

Comp & perks

medical, dental and vision insurance
a 401(k) plan with a Cisco matching contribution
paid parental leave
short and long-term disability coverage
basic life insurance
10 paid holidays per full calendar year
1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday
paid year-end holiday shutdown
4 paid days off for personal wellness determined by Cisco
16 days of paid vacation time per full calendar year
flexible vacation time off program
80 hours of sick time off provided on hire date
up to 80 hours of unused sick time carried forward from one calendar year to the next
additional paid time away may be requested to deal with critical or emergency issues for family members
optional 10 paid days per full calendar year to volunteer
annual bonuses subject to Cisco’s policies