ASIC DFT STA Technical Lead

Cisco

ASIC DFT STA Technical Lead developing timing constraints at block and full-chip levels for innovative networking chips. Collaborating cross-functionally to enhance design and quality processes.

Posted 6/30/2026full-timeSan Jose • California • 🇺🇸 United StatesSenior💰 $168,800 - $241,200 per yearWebsite

Tech Stack

Tools & technologies

PerlPython

About the role

Key responsibilities & impact

Developing timing constraints at block, sub-chip, and full-chip levels in test modes
Performing quality checks such as duplicated constraints, promotion/demotion between block and top level SDCs
Check timing for unconstrained endpoints, no clock, etc.
SDC validation, CDC delay check, and SDC flow development
Developing methodologies, guidelines, and checklists to streamline STA work

Requirements

What you’ll need

Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience
Prior working experience with RTL design, CDC/RDC and conformal verification
Prior working experience in timing constraint development and verification
Prior programming experience with at least 2 or more of the following scripting languages: Perl, TCL, Python, or Makefile

Benefits

Comp & perks

Medical, dental and vision insurance
401(k) plan with Cisco matching contribution
Paid parental leave
Short and long-term disability coverage
Basic life insurance
10 paid holidays per full calendar year
1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday
Paid year-end holiday shutdown
4 paid days off for personal wellness
16 days of paid vacation time per full calendar year for non-exempt employees
Flexible vacation time off program for exempt employees
80 hours of sick time off provided on hire date and each January 1st thereafter
Up to 10 paid days per full calendar year to volunteer
Annual bonuses for non-sales roles

ATS Keywords

✓ Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools

Timing ConstraintsSDC Flow DevelopmentQuality ChecksCDC/RDC VerificationMethodologies Development