FREE ACCESS
5,000–10,000 jobs/day

See all jobs on JobTailor
Search thousands of fresh jobs every day.
Discover
- Fresh listings
- Fast filters
- No subscription required
Create a free account and start exploring right away.

ASIC Engineering Technical Leader – CDC
CiscoASIC Engineering Technical Leader at Cisco defining and verifying innovative hardware platforms. Collaborating in multi-disciplined teams to achieve performance and design goals for cutting-edge designs.
Posted 6/27/2026full-timeSan Jose • California, Texas, Washington • 🇺🇸 United StatesSenior💰 $183,800 - $263,600 per yearWebsite
About the role
Key responsibilities & impact- Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms
- Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products
- Design, document, and develop ASIC subsystems for release in high volume and quality
- Help define the process, methods, and tools for design and implementation of complex developments
- Leads the CDC/RDC (Clock Domain Crossing / Reset Domain Crossing) methodology in silicon one chips
- Design & implement robust and reusable RTL with CDC/RDC considerations
- Spec comprehensive CDC/RDC check flows and work with CAD team to implement
- Review and approve CDC/RDC constraints and waivers
- Perform static glitch analysis
- Improve design with prevention of static glitch hazard
Requirements
What you’ll need- Bachelor’s with 8+ years or related experience, or master’s with 6 + years of related experience, or PhD + 3 years of related experience
- Prior experience with RTL development skills and experiences
- Prior experience with CDC/RDC concepts and relevant design implementation
- Prior Experience on maintaining CDC/RDC flow and signing-off constraints and waivers
- Prior experience with static glitch hazards and experience on the relevant analysis on synthesis optimized gate netlists
- Experience on SDC constraints development (Preferred)
- Experience on VCS simulation SVA (SystemVerilog Assertions) (Preferred)
Benefits
Comp & perks- medical, dental and vision insurance
- 401(k) plan with a Cisco matching contribution
- paid parental leave
- short and long-term disability coverage
- basic life insurance
- 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
- 1 paid day off for employee’s birthday
- paid year-end holiday shutdown
- 4 paid days off for personal wellness determined by Cisco
- 16 days of paid vacation time per full calendar year
- flexible vacation time off program
- 80 hours of sick time off provided on hire date and each January 1st thereafter
- up to 80 hours of unused sick time carried forward from one calendar year to the next
- optional 10 paid days per full calendar year to volunteer
- eligible to earn annual bonuses
ATS Keywords
✓ Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills & Tools
ASIC designRTL developmentCDC methodologyRDC methodologystatic glitch analysisSDC constraints developmentVCS simulationSystemVerilog Assertionsdesign documentationhigh volume production
Soft Skills
team collaborationleadershipprocess definitionmethodology developmentproblem-solvingcommunication
Certifications
Bachelor's degreeMaster's degreePhD