Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Cadence Design Systems

Lead Digital Verification Engineer

Cadence Design Systems

Lead Verification Engineer developing high-performance physical IP at Cadence. Responsible for digital RTL verification and developing re-usable verification components and environments.

Posted 5/15/2026full-timeMontreal • 🇨🇦 CanadaSenior💰 CA$89,600 - CA$166,400 per yearWebsite

Tech Stack

Tools & technologies
PerlPythonRuby

About the role

Key responsibilities & impact
  • Join a dynamic and growing team of experienced engineers developing high-performance physical IP for industry-standard protocols
  • Responsible for the verification of digital RTL and development of re-usable verification components and environments
  • Contribute to all aspects of digital verification including flow development, test plan development and execution, functional coverage closure, and code coverage closure
  • Communicate with all members of the technical staff regarding overall project development progress and status
  • Work as part of a small and focused team of engineers and collaborate successfully as needed with design teams, verification teams, project management, and digital and analog design teams in multiple worldwide geographies

Requirements

What you’ll need
  • Bachelor of Science in Electrical(EE)/Computer Engineering (CPE) or Computer Science (CSC)
  • Understanding of verification architecture and methodologies
  • Understanding of Metric Driven Verification
  • Understanding of Universal Verification Methodologies
  • Understanding of the identification, planning and creation of functional coverage and checks
  • Understanding of System Verilog Assertions (SVAs)
  • Understanding of digital design flow
  • Master of Science in EE/CPE/CSC (preferred)
  • Experience with SystemVerilog UVM coding language (desired)
  • Experience with scripting languages such as Python, Perl, Ruby, Sed, or Awk (strongly preferred)
  • Exposure to Standard Protocol knowledge for any of the following areas: PCIe, USB, SATA, Ethernet, Display Port, HDMI
  • Exposure to Formal Verification Technologies
  • Exposure to Mixed Signal Design experience
  • Experience with Cadence tools
  • Exposure to Low Power verification experience using CPF or UPF

Benefits

Comp & perks
  • Paid vacation and holidays
  • Leave of absence programs
  • Registered Retirement Savings Plan (RRSP)
  • Tax Free Savings (TFSA) plan for post-tax investment savings
  • Employee Stock Purchase Plan
  • Group health coverage that includes dental, vision and Emotional Wellbeing Support (EAP) benefits for you and your eligible dependents
  • Employee and dependent Life insurance
  • Short-term and long-term disability
  • Global Travel Medical coverage
  • Business Travel Accident Insurance
  • Funded Lifestyle Spending Account (LSA)

ATS Keywords

✓ Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
digital RTL verificationre-usable verification componentsflow developmenttest plan developmentfunctional coverage closurecode coverage closureSystemVerilog UVMscripting languagesMetric Driven VerificationUniversal Verification Methodologies
Soft Skills
communicationcollaborationteamwork
Certifications
Bachelor of Science in Electrical EngineeringBachelor of Science in Computer EngineeringBachelor of Science in Computer ScienceMaster of Science in Electrical EngineeringMaster of Science in Computer EngineeringMaster of Science in Computer Science