FREE ACCESS
5,000–10,000 jobs/day

See all jobs on JobTailor
Search thousands of fresh jobs every day.
Discover
- Fresh listings
- Fast filters
- No subscription required
Create a free account and start exploring right away.

Testing Engineer IV – PCIe
AstreyaHardware Verification Engineer specializing in testing ASIC designs for PCIe interfaces. Collaborating with teams on pre-silicon verification and post-silicon lab validation.
Posted 4/26/2026full-timeSunnyvale • California, Oregon, Texas • 🇺🇸 United StatesMid-LevelSenior💰 $98,040 - $154,800 per yearWebsite
Tech Stack
Tools & technologiesLinuxPython
About the role
Key responsibilities & impact- Architect robust UVM testbenches for next-generation PCIe interfaces and lead hands-on silicon bring-up in the lab.
- Execute comprehensive verification plans for PCIe Switch, Root Complex, and Endpoint configurations.
- Build and scale UVM-based environments from scratch to rigorously test complex PCIe protocol behaviors.
- Leverage advanced simulation and emulation platforms to ensure high-performance throughput.
- Partner closely with RTL design, architecture, and software teams to root-cause and rapidly resolve functional failures.
- Lead the initial power-on, initialization, and functional testing of high-speed IO interfaces.
- Validate electrical and functional correctness using high-end laboratory equipment.
- Reproduce complex silicon bugs in a physical lab environment and perform deep root-cause analysis.
- Develop and maintain robust automation frameworks using Python or C++ to streamline large-scale validation workflows and data collection.
Requirements
What you’ll need- BS or MS in Electrical Engineering, Computer Engineering, or a closely related technical field.
- 6–8+ years of hands-on, proven experience in ASIC development, pre-silicon verification, or post-silicon system validation.
- In-depth, structural knowledge of all PCIe protocol layers (Physical, Data Link, and Transaction).
- Strong coding proficiency in Python, C/C++, and SystemVerilog.
- Solid familiarity with Linux environments and standard hardware debugging tools (e.g., JTAG, GDB, Trace32).
Benefits
Comp & perks- Medical provided through UHC (PPO, HSA, Surest options)
- Medical provided through Kaiser (HMO option only) for California employees only
- Dental provided through UHC Nationwide
- Vision provided by UHC
- Flexible Spending Account for Health & Dependent Care
- Pre-Tax Account for Commuter Benefit/Parking & Transit (location-specific)
- Continuing Education and Professional Development via various integrated platforms, e.g. Udemy and Coursera
- Corporate Wellness Program provided by Goomi Group
- Employee Assistance Program
- Wellness Days
- 401k Plan
- Basic and Supplemental Life Insurance
- Short Term & Long Term Disability
- Critical Illness, Critical Hospital, and Voluntary Accident Insurance
- Tuition Reimbursement (available 6 months after start date, capped)
- Paid Time Off (accrued and prorated, maximum of 120 hours annually)
- Paid Holidays
- Any other statutory leaves, paid time, or other ancillary benefits required under state and federal law
ATS Keywords
✓ Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills & Tools
UVMPCIePythonC++SystemVerilogASIC developmentpre-silicon verificationpost-silicon system validationautomation frameworkshigh-speed IO interfaces
Soft Skills
leadershipcollaborationproblem-solvingroot-cause analysiscommunication