FREE ACCESS
5,000–10,000 jobs/day

See all jobs on JobTailor
Search thousands of fresh jobs every day.
Discover
- Fresh listings
- Fast filters
- No subscription required
Create a free account and start exploring right away.

FPGA Emulation Engineer
Quest DefenseSenior FPGA Emulation Engineer building and scaling hardware-accelerated verification environments for safety-critical FPGA systems. Collaborating with teams to validate designs that can't be verified in simulation alone.
Posted 5/15/2026full-timeRemote • Iowa • 🇺🇸 United StatesMid-LevelSenior💰 $150,000 - $180,000 per yearWebsite
About the role
Key responsibilities & impact- Build and maintain FPGA emulation environments using Siemens Veloce or similar platforms
- Port and optimize RTL and test environments from simulation into emulation
- Debug complex system-level issues that only appear at scale or in hardware-accelerated environments
- Improve emulation performance, compile times, and runtime efficiency
- Integrate UVM-based environments into emulation workflows (not building UVM from scratch, but making it work in emulation)
- Support validation of high-speed interfaces and system-level data flows
- Collaborate with RTL, verification, and systems teams to resolve design and integration issues
- Enable full-chip and subsystem validation that cannot be achieved in simulation alone
- Support DO-254 verification activities, including traceability and test evidence where needed
- Help define best practices for emulation workflows across programs
Requirements
What you’ll need- 5+ years of experience in FPGA/ASIC verification or validation
- Hands-on experience with hardware emulation platforms (Siemens Veloce, Cadence Palladium, Synopsys ZeBu, etc.)
- Experience bringing up designs in emulation environments and debugging system-level issues
- Strong understanding of RTL design and verification workflows
- Experience bridging simulation ↔ emulation environments
- Ability to analyze performance bottlenecks and optimize emulation runs
- Familiarity with SystemVerilog and UVM (integration level, not pure architect focus)
- Experience debugging interfaces, data paths, and timing-related issues
- Ability to work across teams and drive technical solutions
Benefits
Comp & perks- Competitive pay
- Comprehensive medical/dental/life and disability coverage
- 401(k) with employer match
- Professional development support
- Flexible, friendly workplace
ATS Keywords
✓ Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills & Tools
FPGA verificationASIC validationRTL designUVM integrationSystemVerilogemulation performance optimizationdebugging system-level issuesperformance analysishardware emulationhigh-speed interface validation
Soft Skills
collaborationproblem-solvingtechnical communicationcross-team coordinationbest practices definition