Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Quest Defense

FPGA Verification Engineer – UVM Architect

Quest Defense

Senior FPGA Verification Engineer leading the design of UVM-based verification environments for safety-critical systems at Quest Defense. Guiding strategy and mentoring engineers in a collaborative, remote environment.

Posted 5/15/2026full-timeRemote • Iowa • 🇺🇸 United StatesSeniorLead💰 $150,000 - $180,000 per yearWebsite

About the role

Key responsibilities & impact
  • Lead development of SystemVerilog / UVM verification environments for FPGA designs
  • Build and improve testbenches, agents, scoreboards, monitors, and sequences
  • Define verification strategy, test plans, and coverage goals
  • Drive functional, code, and assertion coverage closure
  • Support both simulation and emulation workflows (Veloce or similar)
  • Review and improve existing verification environments and processes
  • Guide engineers on UVM best practices and debug complex issues
  • Support DO-254 verification activities (requirements traceability, test evidence, audits)
  • Work closely with design, systems, and program teams

Requirements

What you’ll need
  • 8–12+ years of experience in FPGA or ASIC verification
  • Strong hands-on experience with SystemVerilog and UVM
  • Experience building UVM testbenches and reusable verification environments
  • Background in simulation, debugging, and coverage-driven verification
  • Experience with tools like QuestaSim, VCS, or similar
  • Understanding of hardware interfaces and RTL design
  • Ability to lead technical efforts and guide other engineers
  • Experience building UVM verification environments (SystemVerilog), including agents, drivers, monitors, and scoreboards
  • Ability to create self-checking simulations using predictors and coverage-based testing
  • Basic understanding of register modeling (UVM RAL) and how to test and validate register behavior in simulation
  • Experience with DO-254 or other safety-critical standards

Benefits

Comp & perks
  • Competitive pay
  • Comprehensive medical/dental/life and disability coverage
  • 401(k) with employer match
  • Professional development support
  • Flexible, friendly workplace

ATS Keywords

✓ Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
SystemVerilogUVMFPGA verificationASIC verificationtestbenchescoverage-driven verificationself-checking simulationsregister modelingdebuggingrequirements traceability
Soft Skills
leadershipguidancetechnical effort managementproblem-solvingcommunication
Certifications
DO-254