Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
NXP Semiconductors

Principal DFT Engineer

NXP Semiconductors

DFT Engineer with expertise in Scan Insertion, ATPG, and GLS for complex SoCs. Collaborating across teams to ensure high fault coverage and timely tape-out support at NXP.

Posted 6/30/2026full-timeBangalore • 🇮🇳 IndiaSeniorLeadWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates extensive expertise in DFT Engineering, focusing on Scan Insertion, ATPG pattern generation, and Gate-Level Simulation (GLS) for effective fault coverage and validation. Proficient in collaborating with cross-functional teams to ensure successful DFT signoff and timely tape-out support.

Highest-signal resume keywords
DFT Engineering ExperienceScan Insertion ExpertiseATPG Pattern GenerationGate-Level Simulation (GLS)DFT Tools Proficiency

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Scan InsertionATPGGate-Level Simulation (GLS)VerilogSystemVerilog
Soft Skills
Independent DebuggingCollaboration
Tools & Technologies
Mentor/Siemens TessentSynopsysCadence
Industry Keywords
DFT ValidationFault CoveragePre-Silicon ActivitiesPost-Silicon Activities

About the role

Key responsibilities & impact
  • Implementing and verifying scan architectures
  • Performing scan insertion
  • Generating and analyzing ATPG patterns for stuck-at and transition faults
  • Executing GLS with and without SDF for DFT validation
  • Collaborating with RTL, physical design, and test teams to ensure high fault coverage
  • Ensuring clean DFT signoff and timely tape-out support

Requirements

What you’ll need
  • 7-12 years of experience in DFT Engineering
  • Strong hands-on expertise in Scan Insertion, ATPG, and Gate-Level Simulation (GLS)
  • Proficiency with industry-standard DFT tools (Mentor/Siemens Tessent, Synopsys, Cadence)
  • Solid Verilog/SystemVerilog skills
  • Ability to debug DFT and GLS issues independently
  • Prior experience supporting pre- and post-silicon activities is a plus

Benefits

Comp & perks
  • Career Development Opportunities
  • Commitment to sustainability
  • Inclusive work environment
  • Learning opportunities