FREE ACCESS
5,000–10,000 jobs/day
See all jobs on JobTailor
Search thousands of fresh jobs every day.
Discover
- Fresh listings
- Fast filters
- No subscription required
Create a free account and start exploring right away.
Senior Synthesis and Front-End Implementation Engineer
NXP Semiconductors. Performing logical and physical synthesis of RTL designs for various digital blocks and sub-systems, including hierarchical synthesis methodologies .
Tech Stack
Tools & technologiesPerlPython
About the role
Key responsibilities & impact- Performing logical and physical synthesis of RTL designs for various digital blocks and sub-systems, including hierarchical synthesis methodologies
- Developing and implementing robust timing constraints (SDC) to achieve target frequencies and optimize design performance
- Conducting STA, identifying critical paths, and collaborating with design teams for timing closure
- Executing formal verification (LEC) to ensure functional equivalency between RTL and synthesized netlists
- Analyzing and optimizing power consumption at the front-end stage, utilizing power analysis tools and techniques
- Performing area estimation and optimization to meet aggressive PPA requirements
- Collaborating closely with RTL designers, DFT engineers, and physical design engineers to ensure seamless integration and hand-off
- Developing and maintaining automation scripts (Tcl, Python, Perl) for synthesis flows and design analysis
- Evaluating and integrating new CAD tools and methodologies to improve efficiency and design quality
- Documenting design constraints, methodologies, and analysis results thoroughly
Requirements
What you’ll need- Bachelor's or Master's degree in VLSI or Electronics Engineering or a related field
- 5+ years of relevant experience in digital ASIC/SoC design, with a focus on synthesis and front-end implementation
- Proficiency with industry-standard synthesis tools (e.g., Synopsys DC/FC or Cadence Genus)
- Strong experience with Physical synthesis and floorplanning aspects is a plus
- Strong understanding of static timing analysis (STA) concepts and tool (e.g., Synopsys PrimeTime or Cdence Tempus)
- Experience with formal verification tools (e.g., Synopsys Formality, Cadence Conformal (LEC))
- Understanding of upf, low-power design techniques and power analysis concepts
- Solid knowledge of Verilog/System verilog for digital design
- Familiarity with scripting languages (Tcl, Python, Perl) for automation
- Knowledge of DFT (Design for Testability) principles is a plus
- Excellent problem-solving skills and attention to detail
- Strong communication and interpersonal skills, with the ability to work effectively in a collaborative team environment across multiple time zones.
Benefits
Comp & perks- Online and offline learning opportunities to help you develop some of your core and professional skills
- Commitment to sustainability and creating an inclusive work environment
ATS Keywords
✓ Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills & Tools
RTL designtiming constraintsstatic timing analysisformal verificationpower analysisarea estimationautomation scriptingVerilogSystem Veriloglow-power design techniques
Soft Skills
problem-solvingattention to detailcommunicationinterpersonal skillscollaboration