Senior SoC Architect, RAS

NVIDIA

Senior SoC Architect defining resilient RAS hardware for NVIDIA AI, automotive, datacenter, and edge platforms. Driving architecture through verification, silicon validation, debug, and production readiness.

Posted 9/2/2026full-timeSanta Clara • California, Oregon, Texas • 🇺🇸 United StatesSenior💰 $184,000 - $356,500 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in SoC-level RAS hardware architecture, encompassing fault detection, correction, and recovery mechanisms. Proficient in collaborating across multidisciplinary teams to drive hardware architecture from concept through production readiness.

Highest-signal resume keywords

SoC ArchitectureReliability, Availability, and Serviceability (RAS)Design VerificationSilicon ValidationFault Injection

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

SystemCC/C++PythonArchitectural Requirements DevelopmentError Handling FlowsResiliency ModelingDiagnostic DevelopmentCoverage AnalysisSilicon DebugFailure Analysis

Soft Skills

Analytical SkillsWritten CommunicationVerbal CommunicationInterpersonal Skills

Certifications & Qualifications

MS or PhD in Computer EngineeringElectrical Engineering

Industry Keywords

Functional SafetySemiconductor ReliabilityDebugHigh-Reliability DeploymentRadiation EffectsPlatform IntegrationFirmware InterfacesMemory ControllersInterconnectsIO Technologies

Tech Stack

Tools & technologies

C++iOSPython

About the role

Key responsibilities & impact

Define and drive SoC-level RAS hardware architecture across CPUs, interconnects, memory systems, IOs, safety islands, firmware interfaces, and platform-level components
Own RAS features from concept through architecture specification, micro-architecture alignment, RTL implementation support, design verification, silicon validation, debug, and production readiness
Develop architectural requirements for fault detection, correction, containment, isolation, telemetry, error reporting, recovery, graceful degradation, serviceability, and diagnostic observability
Collaborate with design, verification, validation, firmware, software, and platform teams
Analyze interactions between RAS mechanisms and performance, power, reset flows, clocks, memory hierarchy, interconnect behavior, firmware-visible controls, and platform software
Create hardware specifications, architectural requirements, error-handling flows, design guidance, test plans, and architectural models using SystemC, C/C++, Python, or other relevant modeling environments
Plan and review verification and validation strategies, including error injection, recovery validation, coverage analysis, resiliency modeling, and cross-functional architecture reviews
Assist in failure analysis and silicon debug for lab, post-silicon, production, and field findings
Develop diagnostic screens and localization methods for latent, intermittent, and environment-sensitive failures
Apply RAS architecture principles to high-reliability, space-aware, and radiation-aware deployment environments
Follow industry standards and best practices related to RAS, functional safety, semiconductor reliability, debuggability, verification, validation, and silicon testing
Patent novel hardware architecture techniques improving system resiliency, observability, serviceability, and recovery

Requirements

What you’ll need

MS or PhD degree in computer engineering, electrical engineering, or equivalent experience
At least 8+ years of SoC architecture, design, verification, reliability, silicon validation, or related hardware development experience
Strong understanding of Reliability, Availability, and Serviceability (RAS) in the SoC context
Experience defining and driving hardware architecture features through the full development lifecycle
Strong understanding of overall SoC architecture and ability to reason across micro-architecture, full-chip integration, firmware interfaces, software-visible behavior, platform flows, and customer use cases
Meaningful industry expertise in one or more SoC architecture areas such as RAS, safety, debug, clocks, resets, interconnects, memory controllers, IO technologies, platform integration, firmware-visible error handling, or diagnostic infrastructure
Hands-on experience with design verification, silicon validation, fault injection, coverage analysis, resiliency modeling, diagnostic development, or reliability validation methodology
Familiarity with radiation effects, space operation, or other high-reliability deployment environments is strongly valued
Excellent analytical, written, and verbal interpersonal skills
Ability to work effectively across architecture, design, verification, firmware, software, validation, and customer-facing teams

Benefits

Comp & perks

Equity
Benefits 📊 Check your resume score for this job Improve your chances of getting an interview by checking your resume score before you apply. Check Resume Score