Senior Memory System Architect

NVIDIA

Senior Memory System Architect at NVIDIA focusing on architecture and micro-architecture development to optimize memory systems for various applications. Collaborating within a dynamic team to tackle complex technical challenges.

Posted 8/3/2026full-timeSanta Clara • California, North Carolina, Texas • 🇺🇸 United StatesSenior💰 $152,000 - $241,500 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in memory system architecture and performance optimization, with strong skills in performance modeling, simulation, and debugging. Proficient in C/C++, Python, and Verilog, with a solid understanding of digital systems and VLSI design.

Highest-signal resume keywords

Memory System ArchitecturePerformance ModelingC/C++ ProgrammingDebugging SkillsDigital Systems Design

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Performance OptimizationMicro-Architecture DevelopmentBenchmark AnalysisRTL SimulationVerilogSV/UVMPythonPerlSoC DesignMemory Controller Architecture

Soft Skills

Strong Communication SkillsInterpersonal SkillsTeam Collaboration

Certifications & Qualifications

M.S. or Ph.D. in CS, CE, or EE

Industry Keywords

Memory SubsystemsCachesCoherence ProtocolsOn-Chip InterconnectsAddress TranslationVLSI DesignComputer Architecture

Tech Stack

Tools & technologies

PerlPython

About the role

Key responsibilities & impact

Driving development of architecture and micro-architecture to improve the state-of-the-art in memory systems optimizing along the axes of performance, power efficiency, complexity, area, effort, and schedule.
Performance modeling and simulation of features to improve memory system performance and efficiency.
Implementing and maintaining detailed and high-level performance models.
Analyzing benchmarks, application workloads, and performance simulation results to identify tradeoffs in areas of micro-architectural optimizations.
Debugging performance and functional issues with high-level models, RTL simulation, and silicon.

Requirements

What you’ll need

M.S. or Ph.D. in CS, CE, or EE or equivalent experience
3+ years experience in SoC or memory system architecture and performance
Deep understanding of memory subsystems – caches and coherence protocols, DDR and memory controller architecture, on-chip interconnects, address translation
Strong communication and interpersonal skills along with the ability to work in a dynamic, product oriented, distributed team.
Exposure/coursework related to Digital systems and VLSI design, Computer Architecture, C/C++ programming languages.
Software development experience with C++, python and/or perl.
Verilog or SV/UVM are a plus.

Benefits

Comp & perks

Equity
Benefits 📊 Check your resume score for this job Improve your chances of getting an interview by checking your resume score before you apply. Check Resume Score