Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
JobTailor Logo

See all jobs on JobTailor

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
NVIDIA

Custom SOC IP Verification Engineer

NVIDIA

Senior ASIC Verification Engineer at NVIDIA, focusing on fabric and interconnect verification for SoCs and IPs. Ensuring correctness and performance across complex designs with deep SystemVerilog and UVM knowledge.

Posted 7/10/2026full-timeSanta Clara • California, Texas • 🇺🇸 United StatesMid-LevelSenior💰 $168,000 - $264,500 per yearWebsite

Tech Stack

Tools & technologies
PerlPython

About the role

Key responsibilities & impact
  • Responsible for ASIC design verification of fabric and interconnect IP blocks as well as full chip integration, covering DMA, routing, arbitration, ordering, flow control, and protocol compliance.
  • Develop and implement test plans for fabric and interconnect verification of SoCs using UVM-based environments, targeting both IP-level and system-level scenarios.
  • Design and implement constrained-random and directed SystemVerilog testbenches targeting interconnect fabrics, network-on-chip (NoC) topologies, and multi-agent SoC integrations.
  • Collaborate extensively with Architecture, SW/FW, Design, Modeling, Emulation, and Post-Silicon Validation teams to ensure comprehensive first-time right verification plans and execution.
  • Drive the development of silicon and platform verification strategies and methodologies for fabric and interconnect subsystems.

Requirements

What you’ll need
  • B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent experience).
  • 6+ years of experience in ASIC verification, with a strong focus on fabric, interconnect, or network-on-chip verification at both IP and full chip levels.
  • Strong knowledge of SystemVerilog and UVM methodology.
  • Hands-on experience with industry-standard interconnect and bus protocols (e.g., AMBA AXI, CHI, or equivalent), with solid understanding of ordering, coherency, and flow control semantics.
  • Familiarity with SoC architectures, NoC topologies, and multi-initiator/multi-target interconnect designs.
  • Proficiency in scripting languages (Python, Perl, TCL).

Benefits

Comp & perks
  • Equity and benefits

ATS Keywords

✓ Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools
ASIC VerificationSystemVerilogUVM MethodologyScripting LanguagesInterconnect ProtocolsFabric VerificationNoC TopologiesTest PlansDMAFlow Control
Soft Skills
CollaborationCommunication