NVIDIA

Mixed Signal Design Engineer – RDSS Intern

NVIDIA

internship

Posted on:

Location Type: Office

Location: Taipei • Taiwan

Visit company website

Explore more

✨ AI Apply
Apply

Job Level

Entry Level

About the role

  • Mixed-Signal/Analog circuit design for High Speed Memory I/O Interfaces.
  • Solve challenge of circuit designs in deep submicron CMOS FinFET processes.
  • Take designs through productization and be involved in all stages of development.
  • Work with multi-functional teams to optimize the designs.

Requirements

  • MSEE or equivalent experience.
  • A teammate with good interpersonal skills.
  • System level timing budgets, specs and analysis.
  • In-depth understanding of deep submicron CMOS FinFET process and circuit design issues.
  • Familiarity with device reliability, ESD and Latch-Up requirements.
  • Supervise layout development and understand all ESD/Latch-Up, reliability rules.
  • Broad circuit design and implementation knowledge with significant depth.
  • Working Knowledge of package substrate, board design and power delivery is a plus.
  • Background with Cadence custom design tools, various circuit simulators like Hspice, XA, FineSim, Spectre.
  • Working knowledge of Verilog, Nanotime, Matlab is plus along with hands on with Lab test and measurement equipment is a plus.
Benefits
  • We are an equal opportunity employer and value diversity at our company.
  • We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
  • We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment.

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard skills
Mixed-Signal circuit designAnalog circuit designHigh Speed Memory I/O InterfacesDeep submicron CMOS FinFET processesSystem level timing budgetsCircuit design issuesDevice reliabilityESD requirementsLatch-Up requirementsCircuit design and implementation
Soft skills
Interpersonal skillsTeamwork
Certifications
MSEE