Senior Layout Designer – Pathfinding

Eightfold

Senior Layout Designer focused on multi-dimensional layouts of semiconductor devices. Collaborating globally and mentoring junior staff in dedicated semiconductor design efforts.

Posted 7/13/2026full-timeBoise • Idaho, Texas • 🇺🇸 United StatesSeniorWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in semiconductor layout design, utilizing EDA tools for effective debugging and verification. Capable of mentoring team members while driving innovation and efficiency in layout methodologies.

Highest-signal resume keywords

Semiconductor Layout DesignEDA Tools (Cadence Virtuoso, Synopsys, Calibre)Root-Cause AnalysisPhysical Verification AnalysisCustom Layout Methodologies

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Layout DesignFloor-PlanningSignal-PlanningPower-PlanningDebuggingData Integrity VerificationQuality Layout DeliveryTechnical InnovationAutomation MethodologiesResource Allocation

Soft Skills

Effective CommunicationMentoringOrganizational SkillsPrioritization

Tools & Technologies

Cadence VirtuosoSynopsysCalibre

Industry Keywords

ElectronicsElectrical EngineeringSemiconductor DevicesDesign Rules

About the role

Key responsibilities & impact

Develop and prepare multi-dimensional layouts
Provide detailed drawings of semiconductor devices from schematics
Verify data integrity
Communicate effectively with other functional groups across global sites
Organize and prioritize logistics and resource allocations
Contribute to group management and technical innovation
Effectively mentor junior team members
Contribute to the improvement of layout efficiency through automation and new methodologies
Lead, plan, and deliver major blocks and product revisions

Requirements

What you’ll need

AS or Bachelor's in Electronics, Electrical Engineering, or a related field
3 years of direct experience in semiconductor layout design
Deep working knowledge of EDA tools (i.e., Cadence Virtuoso, Synopsys, Calibre)
Strong ability to debug problems through root-cause analysis
Skilled in developing and applying custom layout, floor‑planning, signal-planning, and power‑planning methodologies
Strong verbal and written communication skills
In-depth understanding of design rules and delivering quality layouts
Strong physical verification analysis and debugging skills

Benefits

Comp & perks

choice of medical, dental and vision plans
benefit programs that help protect your income
paid family leave
robust paid time-off program
paid holidays