SoC Physical Verification Engineer, HBM

Eightfold

Physical Verification Engineer at Micron responsible for defining and executing quality verification flows for next-gen HBM designs. Collaborating with diverse teams to ensure silicon integrity under aggressive constraints.

Posted 7/9/2026full-timeRichardson • California, Texas • 🇺🇸 United StatesJuniorMid-Level💰 $97,000 - $205,000 per yearWebsite

Tech Stack

Tools & technologies

Python

About the role

Key responsibilities & impact

Lead end-to-end physical verification sign-off for full-chip designs
Execute foundry-qualified rule decks and manage waivers
Perform reliability verification across multiple power domains
Run density, metal fill, and CMP checks
Develop and optimize physical verification flows using Python and Tcl

Requirements

What you’ll need

2+ years of relevant industry experience
Experience with full-chip or block-level physical verification
Proficiency in physical verification methodologies (DRC, LVS, ERC, PERC, DFM)
Knowledge of industry physical verification tools (Calibre, IC Validator, Pegasus)
Strong cross-functional communication skills
Proficiency with AI and AI-enabled workflows

Benefits

Comp & perks

Health insurance
Dental and vision plans
Paid family leave
Paid time-off program
Holiday pay

ATS Keywords

✓ Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills & Tools

Physical VerificationDRCLVSERCPERCDFMReliability VerificationDensity ChecksMetal Fill ChecksCMP Checks

Soft Skills

Cross-Functional Communication