R&D Engineer – IC Design 4

Broadcom

R&D Engineer creating IC design and verification for semiconductor solutions with front end logic design and testing. Requires expertise in ASIC and design tools with extensive experience.

Posted 7/29/2026full-timeAustin • Texas • 🇺🇸 United StatesSeniorLead💰 $121,900 - $195,000 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in front-end design and verification of IC cores, including architecture definition, logic design, and design verification through simulation and formal methods. Proficient in using design tools and flows for ASIC implementation and familiar with DFT methodologies.

Highest-signal resume keywords

Front End DesignDesign VerificationASIC Implementation FlowTCL/Perl ScriptingVerilog Simulation

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Architecture DefinitionLogic DesignSynthesisConstraint DevelopmentTiming AnalysisDFT MethodologySimulationFormal VerificationDebuggingVersion Control

Tools & Technologies

Synopsys Design CompilerCadence RTL CompilerPrimetimeLiberty LIB ModelsSynopsys FormalityCadence ConformalSpyglass LintSVNGit

Certifications & Qualifications

BS/MS in Electrical EngineeringBS/MS in Computer Engineering

Tech Stack

Tools & technologies

PerlSubversion

About the role

Key responsibilities & impact

Responsible for the front end design and verification of design blocks for IC cores
Architecture definition, logic design, synthesis, constraint development
Design verification through simulation, formal verification, and timing analysis
Design logic blocks from systems requirements and simulate/debug designs with Verilog

Requirements

What you’ll need

BS/MS in Electrical or Computer Engineering or equivalent
8+ years of related experience for Bachelor's or 6+ years for Master's
Experience with complete ASIC or standard product implementation flow
Proficiency with design tools/flows: TCL/Perl scripting, Synopsys Design Compiler, Cadence RTL compiler, Primetime, liberty LIB models, Synopsys Formality, Cadence Conformal, Spyglass Lint
Familiarity with DFT and scan methodology
Version control (svn, git, etc)

Benefits

Comp & perks

Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave and vacation time