Engineer

• You will fit this role if: You are an expert in full-chip power integrity analysis using state of the art tools that are able to parallel process multi-billion node count designs in advanced FinFET process technologies
• You have demonstrated solving power integrity problems for a variety of products including 2.5D, spanning from small die with high impedance challenges to massively large chips with large power consumption and significant step load challenges
• You have also been involved with helping customers solve voltage budget constraints at the system level through PDN simulations

Chip Power Integrity Engineer

Server Operation Engineer I

Mobile Building Engineer – South Bay

Senior Principal Modeling Engineer

System Signal/Power Integrity Engineer